供应CD4572UBE特殊逻辑IC(混合门和延迟因素)

• Pin 7 NOR input positioned adjacent to V_SS for easy use of gate as an inverter
• Pin 15 NAND input positioned adjacent to V_DD for easy use of gate as an inverter
• Standard symmetrical output characteristics
• 100% tested for quiescent current at 20 V
• Maximum input current of 1 µA at 18 V over full package-temperature range:
     100 nA at 18 V and 25°C
• 5-V, 10-V, and 15-V parametric ratings
• Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

描述：