NXP 数字逻辑IC 74HC154D

74HC154D

FEATURES

• 16-line demultiplexing capability

• Decodes 4 binary-coded inputs into one 16 mutually

exclusive outputs

• Complies with JEDEC standard no. 8-1 B

• ESD protection:

HBM EIA/JESD22-A114-B exceeds 2000 V

MM EIA/JESD22-A115-A exceeds 200 V.

• Specified from −40 °C to +85 °C and −40 °C to +125 °C.

DESCRIPTION

The 74HC154; 74HCT154 are high-speed Si-gate CMOS

devices and are pin compatible with low power Schottky

TTL (LSTTL). They are specified in compliance with

JEDEC standard no. 7A.

The 74HC154; 74HCT154 decoders accept four active

HIGH binary address inputs and provide 16 mutually

exclusive active LOW outputs. The two-input enable gate

can be used to strobe the decoder to eliminate the normal

decoding “glitches” on the outputs, or can be used for the

expansion of the decoder.

The enable gate has two ANDed inputs which must be

LOW to enable the outputs.

The 74HC154; 74HCT154 can be used as a 1-to-16

demultiplexer by using one of the enable inputs as the

multiplexed data input.

When the other enable input is LOW, the addressed output

will follow the state of the applied data.

74HC154D

74HC154D