图文详情
产品属性
相关推荐
A self-timed row precharge initiated at the end of the burst sequenceisavailablewiththeAUTOPRECHARGEfunction enabled. Precharge one bank while accessing one of the other three banks will hide the precharge cycles and provide seamless, high-speed, random-access operation. SDRAM read and write accesses are burst oriented starting at a selected location and continuing for a programmed number of locations in a programmed sequence. The registration of an ACTIVE command begins accesses, followed by a READ or WRITE command. The ACTIVE command in conjunction with address bits registered are used to select the bank and row to be accessed (BA0, BA1 select the bank; A0-A11 select the row). The READ or WRITE commands in conjunction with address bits registered are used to select the starting column location for the burst access. Programmable READ or WRITE burst lengths consist of 1, 2, 4 and 8 locat
深圳市軒成電子有限公司(Xuancheng Electronics Co.,ltd)专注代理ISSI、MICRON 、SST、SPANSION、HYNIX、SAMSUNG、GENNUM、WINBOND、MXIC、ESMT、Silicon、TI等品牌為主導的集成電路半導體分銷商。我們鄭重承諾“誠信為本、質量第一、只做原裝、價格合理、保證每粒料都出自原廠及代理商”;香港、大陸均可交貨,本公司為一般納稅人可以開17增值稅票。
IS42S32800J-6TLI
ISSI
TSOP86
5400