DS1100U-25+ 计时器IC MAXIM

地区:广东 深圳
认证:

深圳市中立信电子科技有限公司

金牌会员16年

全部产品 进入商铺

DS1100U-25+

5-Tap Economy Timing Element (Delay Line)

延迟线/计时元素 5-Tap Timing Element

DS1100U-25+ GENERAL DESCRIPTION

The DS1100 series delay lines have five equally spaced taps providing delays from 4ns to 500ns. These devices are offered in surface-mount packages to save PCB area. Low cost and superior reliability over hybrid technology is achieved by the combination of a 100% silicon delay line and industry-standard μMAX and SO packaging. The DS1100 5-tap silicon delay line reproduces the input-logic state at the output after a fixed delay as specified by the extension of the part number after the dash. The DS1100 is designed to reproduce both leading and trailing edges with equal precision. Each tap can drive up to 10 74LS loads.


DS1100U-25+ FEATURES

 All-Silicon Timing Circuit

 Five Taps Equally Spaced

 5V Operation

 Delays are Stable and Precise

 Both Leading- and Trailing-Edge Accuracy

 Improved Replacement for DS1000

 Low-Power CMOS

 TTL/CMOS-Compatible

 Vapor-Phase, IR, and Wave Solderable

 Custom Delays Available

 Fast-Turn Prototypes

 Delays Specified Over Both Commercial and

Industrial Temperature Ranges


DS1100U-25+ ABSOLUTE MAXIMUM RATINGS

Voltage Range on Any Pin Relative to Ground ........................... -0.5V to +6.0V

Short-Circuit Output Current ...................................................... 50mA for 1s

Operating Temperature Range .................................................... -40°C to +85°C

Storage Temperature Range........................................................ -55°C to +125°C

Lead Temperature (soldering, 10s).............................................. +300°C

Soldering Temperature (reflow)

Lead(Pb)-free........................................................................... +260°C

Containing lead(Pb)................................................................. +240°C

电源电压-

4.75 V

电源电压-

5.25 V

工作温度

- 40 ℃

工作温度

85 ℃

包装

Tube

功能

Active Tapped Delay Line